

CMPXCHG

CS 520

Dept. of Computer Science  
Univ. of New Hampshire

How is locking implemented?

lock l

load sum

add value

store sum

unlock l

only one thread can hold lock at a time

but how is this done?

what is a lock?

object that contains:

thread id for owner of lock  
queue of waiting threads

but it is also shared by the threads!

need to lock before we update it

so chicken-and-egg problem!

need a lock to implement a lock

# **jmp**

## VM520 instructions

### **Operation**

Unconditional jump.

### **Format**

*jmp addr*

### **Encoding**

*jmp* = 20 (0x14)

### **Description**

*pc += addr.*

---

**cmpxchg** ← hardware support for locking

### **Operation**

Compare and exchange.

### **Format**

*cmpxchg reg1,reg2,addr*

### **Encoding**

*cmpxchg* = 21 (0x15)

### **Description**

if *reg1 == \*(pc + addr)* then *\*(pc + addr) = reg2* else *reg1 = \*(pc + addr)*.

Note: this is done atomically by locking the memory bus for the duration of the instruction. If the effective address is out of range of the available memory, then the executing processor halts with an error. The comparison is an integer comparison.

i.e two memory operations done atomically

```

#
# implementation of the parallel pi computation in vm520 assembler
#
# number of intervals must be evenly divisible by number of processors
#
# machine only supports single precision so cannot get very accurate value
# for pi.

#####
# computational core
#


# figure out how much work (number of intervals) to do
getpn r0
load r2, intervals
divi r2, r0
store r2, chunk      # chunk = number of intervals to process

# figure out where to start on the x-axis
#   this is a pain because there is no instruction to convert int to float
#   so: start_x = (chunk * processor_id + 0.5) * width
#   re-write to: start_x = (chunk * processor_id * width) + (0.5 * width)
#   and implement (chunk * processor_id * width) by repeated addition
#
getpid r0 ← Actually this is the instruction to get the processor ID.
load r1, chunk
muli r0, r1          # r0 = chunk * processor_id
ldimm r1, 0           # r1 = 0
load r2, width
ldimm r3, 0           # r3 is the loop bound
ldimm r4, 1           # r4 used to decrement loop index
lab1:
beq r0, r3, lab2
addf r1, r2
subi r0, r4
jmp lab1
lab2:
load r3, oneHalf
multf r2, r3
addf r1, r2          # r1 = (chunk * processor_id * width) + (0.5 * width)

# iterate over the chunk of intervals summing f(x) = 4.0/(1.0 + x^2)
# r1 contains the initial x value
load r0, chunk
ldimm r2, 0           # r0 = chunk (ie loop index)
ldimm r5, 0           # r2 = 0 (loop bound)
ldimm r6, width
ldimm r7, 1           # r5 = 0 (sum)
# r6 = width
# r7 = 1 (to decrement loop index)
lab3:
beq r0, r2, lab4
ldimm r3, 0           # while (r0 > r2)
addf r3, r1
multf r3, r1          # r3 = x
load r4, one
addf r4, r3
load r3, four
divf r3, r4
addf r5, r3
addf r1, r6
subi r0, r7
jmp lab3
lab4:
# multiply the local sum by width
load r0, width
multf r5, r0

```

```

# sum local answer into the answer word
# use a lock to protect this update when multiple processors
# busy wait on the lock
ldimm r1, 1      lock    # want to set the lock to 1
tryAgain:
ldimm r2, 0
cmpxchg r2, r1, lock
beq r2, r1, tryAgain
load r0, answer
addf r0, r5
store r0, answer
ldimm r2, 0
store r2, lock unlock
# unlock if lock == 0 then lock = 1
# else r2 = lock (1)

# all done!
halt

#####
# variables

# number of intervals per processor
chunk:
word 0

# lock for exclusive access to the word to contain the answer
# 0 means lock is available
# 1 means it is locked
lock:
word 0

#####
# constants and variables to be initialized via putWord

# 4.0
export four
four:
word 0

# 1.0
export one
one:
word 0

# 0.5
export oneHalf
oneHalf:
word 0

# number of intervals to divide the x-axis on [0,1]
export intervals
intervals:
word 0

# 1.0/intervals
export width
width:
word 0

export answer
answer:
word 0

```

This approach uses "spin/busy waiting".  
 It repeatedly tries to lock until it works

CMPXCHG can be used to do locking  
because its two memory accesses  
are atomic

memory bus is locked for the duration  
of the instruction

i.e no other processor can execute a memory  
operation until the CMPXCHG completes

## VM520 implementation

memory treated as shared data

a processor must lock a mutex before it accesses memory

# Intel CMPXCHG

CMPXCHG r32, r/m32

Compare eax with r/m32.

If equal, set ZF and r32 is ~~loaded~~ stored into r/m32.

Else, clear ZF and load r/m32 into eax.

LOCK prefix can be used with CMPXCHG to make it execute atomically.

Note that CMPXCHG r32, m32 has two memory access:

1. read m32
2. write m32 if eax == m32

To do locking, we need these two steps to be atomic.

# Implementing locks on L4TCI

To lock:

tryAgain:

```
movl $0, %eax  
movl $1, %edx
```

lock

cmpxchg %edx [X]

beg gotLock

call yield

branch if  
ZF ~~set~~

b tryAgain

set gotLock:

none of lock  
just word in memory  
value of 0 indicates  
that the lock is free

if  $x == 0$  (csx)

then  $x = 1$  (cdx)

set ZF

else clear ZF

eax = X

To unlock:

movl \$0, X

yield: allow another thread to run

CMPXCHG is used to obtain internal lock  
only held for short amount of time in  
order to update lock object